Abstract
Introduction
Power Estimation for integrated circuits is a major concern in VLSI circuits and systerns design. In CMOS circuits, power is consumed during charging and discharging of the load capacitances. These charging and discharging occur when signal values change from 0 to 1 or from 1 to 0. The probability of a signal value changing is called the switching activity. Hence, power estimation i:j due to switching activity estimation.
To estimate switching activities in combinational logic circuit:;, many probabilistic approaches were proposed [I, 2, 3, 4, 51. In these approaches, the switching activity for an internal node is calculated from those for the primary inputs in terms of Boolean relations among nodes. Theae approaches are not applicable to sequential circuits. Because the signal probability for a node on a loop depends on itself and is not known a priori.
To obtain the signal probability on a loop, unroll and feedback methods are proposed in [6, 71. These a p proaches are accurate because spatio-temporal correlations are considered. However they are not applicable to large sequential sub-circuits because large BDDs must be constructed.
To solve the problem of large running time and used memory, switching activities must be calculated incrementally (incremental approach [3] ). According to this approach, the switching activity at an output of a logic gate is calculated based on the signal probabilities and switching activities at inputs of the gate. Since the output of the gate may be an input of other gates, recursive switching activity calculation is performed from the gates connected to the primary inputs to the gates connected to the primary outputs. On the way of such calculation, the probabilistic information such as spatiotemporal correlations between pair of nodes will be lost. Hence a n incremental approach sacrifices its accuracy for its speed. For example, the switching activity for a circuit node is easily calculated when spatio-temporal correlations among its immediate fan-in are ignored. According to our experiments, the estimation error of this approach is sometimes more than 100%.
Therefore an incremental approach taking into account spatio-temporal correlations is the unique solution to satisfy the requirement for both speed and accuracy. However any efficient incremental approach applicable to sequential circuits has not been proposed yet.
This paper provides an efficient incremental approach considering spatio-temporal correlations. The approach is applicable to sequential circuits under a zero-delay model. The proposed method is an extension of BAM (Boolean Approximation Method [5] ). BAM is an incremental approach taking into account the first-order spatial correlations by using Taylor expansion technique, where cofactor probabilities with respect to primary inputs play a role of the differential coefficients. In this paper, BAM is extended by using MTBDD (MultiTerminal Binary Decision Diagram) with real number valued terminals. The graph structure of an MTBDD represents the temporal dependence on a primary input and the terminal values of the MTBDD represent cofactor probabilities with respect to that primary input. Since the depth of the MTBDD is independent of the size of the circuit, our approach is applicable to large circuits. The experimental results show the running time of our approach to be about 100 times shorter than that of the logic simulation and that our approach is about 10 times more accurate than the method which ignores all correlations.
The remainder of this paper is organized as follows. In section 2, the background of our work will be presented. In section 3, previous approaches are introduced and their difficulties are shown. In section 4, we present application of our approach to a sequential sub-circuit is presented. Section 6 is devoted to discussions and presentation of experimental results. Finally, we conclude in section 7. 
Background
In this paper, we concentrate on a sequential subcircuit surrounded by the dashed line in Fig.1 . The sequential sub-circuit consists of two parts, latches and combinational logic part (CLP).
All latches are edge-triggered and driven by a single clock. On the falling edge of the clock, a latch transfers the value at its inputs to its outputs. Hence, the latches are considered to be elements with a unit delay where the time unit is the clock cycle. The delay for all other logic gates are assumed 0.
The inputs to the CLP is divided into two groups, one of which is the set of internal inputs and the other is the set of external inputs. Internal inputs are the inputs from the latches. On the other hand, external inputs are the inputs from the outer circuits. In Fig.1, S and A indicate the set of the internal inputs and the set of the external inputs respectively. The external inputs depend on primary inputs of the whole circuit. In Fig.1, x indicates the set of the primary inputs. In this paper, any two different primary inputs are assumed mutually independent, but each primary input is assumed temporally correlated with itself.
The set of the internal inputs represents the state of the circuit. Owing to loops contained in the circuit, the state at time t is a function of the state at time t -1 as follows:
where S ( t ) kf (SI ( t ) , S,(t), . . .) is a Boolean vector, i-th element of which is the logic value of the i-th internal input s,. at time t. ~l s o ,
-is a Boolean vector for the external inputs. On the other hand, F is a Boolean vector-valued function, which r e p resents the Boolean structure of the combinational logic part.
The rest of this section is devoted to the probabilistic terminology. The probability of a Boolean function f being 1 is denoted by P ( f ) . The probability of the signal associated with node ili being 1 is called signal probability and is denoted by P ( N ) , where iV also r e p resents the Boolean function for the signal associated with node N . The probability of the signal associated with node N changing its value during one clock cycle is called switching activity and is denoted by Psw ( N ) .
Switching activity is expressed such that 
Previous Approaches
Difficulties in probability calculation for sequential circuits are due to the existence of loops. Since S ; ( t ) depends on &(t -1) as shown in the equation (1)) the signal probability of S,i depends on itself. This causes a difficulty that P(S.i) should be known before we calculate it.
To solve this problem, the equation (1) should be analyzed. By applying the equation (1) 
as follows:
where F ( k f represents the k-fold Boolean structure of the CLP. This procedure is equivalent to unrolling the circuit k times [6, 71. The k-unrolled circuitis illustrated in Fig.2 . Since the signal probability does not depend on time, the following equations hold:
By substituting the right hand side of the equation (3) for S ( k ) in the equation (4), we obtain non-linear equa-
. (3) and (4) are solved by using the Picard-Peano method as follows:
.). The simultaneous equations
1" Set arbitrary values (for example 0.5) on P ( S ( 0 ) ) .
2" Calculate P ( S ( k ) ) using a probabilistic method.
3" Set the values of P ( S ( k ) ) on P ( S ( 0 ) ) .
4" Increment f. I f f < fmuz then go to 2" else exit.
In the above procedure, fmus is called a feedback number. The running time and the accuracy depend on the choice of the "probabilistic method" mentioned in 2" of the above procedure. Since the k-unrolled circuit is a combinational circuit, the usual probabilistic methods for combinational circuits are applicable. But most of them would give an inaccurate results because they ignore temporal correlations among the external inputs, As the "probabilistic method" mentioned in 2", two previous approaches are introduced.
According t o the first approach, large BDDs are constructed over the unrolled circuit to ensure high accuracy [6, 71. This approach is called UFM (Unroll and Feedback Method) in this paper. Although UFM gives the accurate results, it can not be applied to large circuits because the storage size of the large BDD is O(2'+'"") in the worst case, where I is the number of the internal inputs, m is the number of the external inputs and k is the unrolling number. As is well known, the large size of the BDD results in the long running time.
Also set f = 0.
The second approach ignores all1 correlations to ensure short running time. This approach is called CUM (Completely Uncorrelated Model) in this paper. In CUM, the signal probability for a node should be calculated from its immediate fan-in. An approach possessed of this feature is called an incremental approach 131. CUM is the most simple incremental approach. In CUM, the iswitching activity for node i V is approximated such that P . w ( N ) M 2P(N)P(IV), and the signal probability for the output of it P-input AND gate is approximated such that P(2) : =: P ( A ) P ( B ) , where A and B are inputs of the gate. Although the time complexity (of CUM is linear with respect to the size of the circuit, the error of CUM sometimes becomes very large (more than 100%). This is b'ecause CUM ignores all correlations, especially those among the external inputs.
As a result! the signal probability and switching activity should be calculated by an incremental approach taking into ;account correlations among the external inputs. But such approach has not been proposed yet.
Extension of BAM
In this section, an extension of BAM (Boolean Approximation Method [.5]) to deal with sequential circuits is described. Subsection 4.1 is devoted to the review of BAM. And the extension of BAM is presented in subsection 4.2.
Boollean Approximatio'n Method
BAM is an incremental approach to calculate signal probabilities and switching activities for all nodes in a combination a1 logic circuit under a zero-delay model. For simplicity, we concentrate on the signal probability calculation based on BAM. Th:e switching activity calculation based on BAM is described in [5] .
Suppose A and B are internal nodes in a combinational circuit. Under a zero-delay :model, A and B are simultaneous Boolean functions of the primary inputs, where "simultaneous" means that the logic values for A and B are determined by the logic values for t h e primary inputs without delay.
Since A and B may depend on a common primary input, P ( A B ) is different from P ( A ) P ( B ) in general. In other words, there may be spatial correlations between A and B. According to Taylor expansion, the first order effects of the spatial correlations are expressed as follows:
where 2 1 ,. . . , xn are the mutua1l.y independent primary inputs of the combinational circuit and P(AlE)., P ( A / z ; ) , P ( B / Z ) , P(B1x;) (i = : l , -. . , n ) are condztional probabilities. Conditional probability P( f 19) ?Sf P(fg)/P(g) is the probability of f = 1 when g = 1 for Fig.3 illustrates the MTBDI) expression for conditional probabilities P(AI%) and P(Alx,i). In Fig.3 , O-edge (l-edge) represents the condition that x; = 0 n A { x ,~} .
P ( A i F ) P(AjzJ

def
P ( A { x ; } ) = P(Z)P(AIC) + P ( z .~) P ( A~o ; ) .
According to the above definitions, the equation (5) is reexpressed as follows: n
P ( A B ) 2: P ( A ) P ( B ) + [ P ( A { z ; } B { z ; } )
i=l -P(A{zz })P(B{~;))l . Signal probabilities for all internal nodes are obtained by using BAM fundamental equations incrementally from the primary inputs to the primary outputs.
Extension of BAM using MTBDD
BAM is not applicable to a sequential circuit because internal nodes are not simultaneous functions of the primary inputs. In the unrolled circuit described in 3, an internal node N is a Boolean function of the primary inputs at time 0, . . ., k -1 as well as S(0). By considering x.i(t1) and z;(t2) to be different primary inputs when tl # t 2 , ili is considered to be a simultaneous Boolean f u n c t i o n o f z ; ( O ) , ---, z ; ( k -l ) ( i = l , -. . , n ) , a n d S ( O ) . Hence, BAM is applicable to the unrolled circuit if there are no correlations among x;(O), ---, x,i(k -1). This is because z;(O), .-., x;(k -1) and S(0) can be considered to be mutually independent primary inputs when there are no correlations among them. However, temporal correlations are not ignored in general.
To take into account temporal correlations, BAM equations should be extended. In t h e equation ( 5 ) , t h e conditional probabilities P ( A l K ) , P(A1x;) are considered to be first derivatives with respect to variables
P ( Z ) , P(z,i).
On the other hand, in the unrolled circuit, the variables are P ( S j ( 0 ) ) ( j = 1,2, --* ) , and 
P(iV1r;(tl)z,i(t2)) = 0.2, P ( N l z ; ( t 1 ) Z ( t 2 ) ) = 0.2, P ( N l~( t l )~( t n ) )
= 0.
P ( N l c ( t l ) z ; ( t 2 ) ) = 0.3,
Note that the edges are reduced in Fig.5 because Fig.6 illustrates the multiplication law for depth 2 MTBDDs. In general, multiplication is performed by the depth first search of MTBDDs as in the case of usual BDDs. The only difference is that the Boolean product for terminals is replaced by the real number product in MTBDD multiplication. The probability for MTBDD N { r ; } is defined as follows:
P( N / r ; (tl )r, ( t z ) ) = P( N1.T.; ( t l )q t z ) ) .
x P (N12y' ( 0 ) . n . z g k (IC -1)) . (10) Tocalculate P(zsl(0)...xpk(K -l)), the Markovproperty for the primary inputs is assumed. In the present case, the Markov property means that a primary input signal at time t depends only on the signal at the previous time t -1, not on the signals at time t -2, t -3, .. ..
The following equation expresses the Markov property for xi:
By assuming the Markov property, the following equation is derived:
Time-translation invariance of probability is employed at the second equality in the equation (12). Each factor of the right hand side of the equation (12) can be calculated when the signal probability and switching activity for z, are given.
The BAM fundamental equations do not change their forms:
However, the depth of the MTBDD may be more than 1.
For simplicity, the right hand side of the equation (13) is denoted by P ( A ) * P ( B ) .
Although the extension of BAM is described heuristically in this paper, it is also derived more rigidly by using Taylor expansion technique in the same manner as described in [5] . The probability calculation method based on the equations (13) and (14) is called MTBAM (Multi-Terminal Boolean Approximation Method) in this paper.
Probability Calculation in Sequential
In this section, an application of MTBAM to calculate signal probabilities and switching activities in a sequential sub-circuit is demonstrated.
Since the signal probabilities and switching activities for the internal inputs are not given a priori, they must be calculated at first. After they are obtained, the internal inputs are considered to be additional extraprimary inputs and probabilistic methods for combinational logic circuits can be applied. Hence, the algorithm is divided into the following three steps:
Step 1 Signal Probability Calculation for Internal In-
Step 2 Switching Activity Calculation for Internal InCircuits puts.
puts. culation for CLP.
Step 3 Signal Probability and Switching Activity Cal- . .
Step 1 At this step, the algorithm presented in section 3 is employed, where "a probabilistic method" in 2" is MTBAM. The depth of the MTBDDs is at most IC, where k is the unrolling number. Hence, the size of an MTBDD is at most 2k. The advantage of our approach is that the depth of an MTBDD does not depend on the number of the external inputs, m. On the other hand, UFM needs the large BDDs of size tV ( 2km). This means that UFNI can not handle large sequential circuits while our approach can, and that our approach is much faster than UFM when the sequential circuit is large enough.
As an example of the application of MTBAM, we estimate the :signal probability for the internal input of the circuit shown in Fig.7 . In Fig.7 , A is a primary input as well as an external input, S is an internal input and Z is an internal output. When P ( A ) = 0.5 and P~w ( A ) = 0.8, the exact signal probability for S is 0.583 (which is obtained by calculation, or logic simulation). When the unrolling number is 3, MTBAM and CUM give the following convergent signal probabilities for S respectively: Step 2 At this step, the internal inputs S ( 0 ) in the unrolled circuit are considered t o be additional extraprimary inputs with already calculated signal probabilities. To obtain the switching activities for internal inputs, the approximate equation (13) 
where P(Si(0)) is the signal probability obtained at
Step 1, and P(S,i(l)) is the signal probability for S;(l), which is an output of the l-unrollemd circuit.
Circuit
Step 3 The signal probabilities a.nd switching activities for the internal inputs are obtained at Step 1 and
Step 2. At this step and hereafter, the internal inputs are considered to be additional extra-primary inputs.
The signal probabilities and switching activities for the CLP are obtained by using the ordinary BAM for the l-unrolled circuit. Hence, the depth of the MTBDD remains one.
Experimental Results and Discussions
To demonstrate the effectiveness of our model, we carried out several experiments using subsets of the ISCAS-89 benchmark data.
CPU TIME (sec.) The circuits are analyzed exhaustively for the switching activities for all nodes. Our model (MTBAM) is compared with one of the previous approaches, CUM. In implementing them, we used the free software of the BDD package' t o deal with the logical relation between inputs and outputs of each gate. To obtain the reference switching activities, we also implemented a logic simulator (SIM), which randomly generates test vectors of length 10,000 according to specified signal probabilities and switching activities for the primary inputs. The signal probabilities and switching activities for the primary inputs were also randomly generated in our experiments. Both the unrolling number and feedback number were assumed to be 3. All experiments were performed on a SPARC 10 workstation. Table. 1 shows the RMS (Root Mean Square) errors of the switching activity estimations by CUM and MT-BAM compared with the results of the logic simulation (SIM). Table.1 shows that taking into account correlations improves the accuracy very much in sequential circuits. This is a n expected result since the spatiotemporal correlations in sequential circuits are much stronger than those in combinational circuits. Table. 2 shows the running time of each method. As shown in Table. 2, MTBAM is about 100 times faster than SIM and applicable to large circuits. For example, the circuit ~38417 has 23815 logic gates including 1636 flipflops. Although CUM is much faster than MTBAM, the accuracy of CUM is not so good as shown in Table. 1. switching activit.y multiplied by the fan-out number at each circuit node. The NPDM is the measure for the total power dissipation in the circuit. As shown in Table. 3, MTBAM is 10 times more accurate than CUM.
Conclusions
We have proposed a novel algorithm to estimate the signal probabilities and switching activities for all nodes in a sequential logic circuit under a zero-delay model without constructing global BDDs. Spatial correlations due to re-convergent fan-outs are taken into account in our approach. Temporal self-correlations for each primary input are also taken into account by using MTBDDs, but spatial correlations among the primary inputs are ignored. Since the depth of the MTBDD used in our approach is independent of the circuit size, our approach is able to handle large circuits.
The experimental results show the running time of our approach to be about 100 times shorter than the logic simulation and that o u r approach is 10 times more accurate than the previous approach which ignores all correlations.
It is worth while mentioning that our approach can be extended to deal with the circuits with arbitrary delay elements and the circuits with highly correlated primary inputs. We will give such extensions elsewhere.
Our future work will concentrate on these extensions as well as RTL-level power analysis, dynamic power analysis and so on.
